Implementation of LWDFs and Hilbert-Transformers in VHDL

Christoph Dalpiaz

University of Applied Sciences Upper Austria, Hagenberg

July 29, 2021







LWDF-Structures



Hilbert-Transformer with order 6 - impulse response



 $\begin{array}{ll} \text{Canonical signed digit representation:} \\ \gamma = \sum_{i=1}^{B} \gamma_i \cdot 2^{-i} & \gamma_i \in \{0, \pm 1\} \end{array}$

Hilbert-Transformer with order 6 - absolute deviations in impulse response



Hilbert-Transformer with order 6 - simulation result



Configuration:

Integer bitwidth=5 Decimal bitwidth=8 Internal decimal bitwidth=10

Hardware-Test with Intel FPGA Platform-Based-Design. Samples have been transmitted to FPGA from ARM Cortex-A9.



- $\begin{array}{ll} \mbox{Performance:} & \mbox{maximum clock frequency} \approx 67.91 \mbox{ MHz} \\ & f_n \approx 33,96 \mbox{MHz} \\ & B \approx f_n \cdot 60\% \approx 20.38 \mbox{MHz} \end{array}$
- Complexity: 3 coefficients with 3 non-zero digits Dash-operations for coefficients = 9 Total number of dash-operations = 18