

# Specification of Target Platform for InterOP

InterOP – ATCZ175

Interoperabilita heterogenních radiových systémů

SIX Research Centre


Brno University of Technology



# Architecture

- Modular
  - FPGA module: TE0803 with Zynq Ultrascale+
  - RF Frontend: HW compatible with SBX, WBX, ... by Ettus Research
- ADC – 250 MSps, 12/14 b
- DAC – 500/1000 MSps, 16 b
- Connectivity: 1G Ethernet, USB for Debugging
- GPIOs, RS-232


# Block Diagram



# Current State

- Specification of SDR concept
- Design of HW - first SDR prototype
- Basic software modules:
  - Ethernet
  - DAC interface
  - ADC interface
  - Initial implementation of Command protocol
  - Data streaming using DMA

# First HW Realisation



# Future Work

- Use cases:
  - Record - Replay
  - .... (discussion)
- New HW revision:
  - SFP (fiber optic), SATA (for SSD), PCI-e (x4), HDMI, ... (discussion)